A new synchronization circuit with only one-bit input for fast frequency hopping systems, which is being implemented, is proposed in this paper. To companion with the one-bit input synchronizer, a one-bit input demodulator was also designed to test the viability of using single-bit input as a complete baseband processor for fast frequency hopping systems. Not only is the baseband chip low cost, it also provides a simpler analog front end. With those characteristics, the system becomes a low-cost overall system. The performance of the chip in terms of BER and synchronization offset are also comparable with other designs.
INTRODUCTION
Wireless technology is moving into the PWAN (Personal Wireless Area Network) era, where personal devices are connected together through wireless network. This means that personal information is placed in air. To ensure personal privacy, we need wireless modems with better security. Fast frequency hopping modem provides the best security compared with other wireless modems. However, the design of fast frequency hopping system is difficult, tedious, and expensive. The AFE (Analog Front End) of a traditional baseband design requires several complicated analog component as shown in Figure I (a). Signal strength is also required for the traditional synchronization algorithms. Our new, chip requires a simpler AFE design, as is shown in Figure I(b) . Most of all, a novel single-bit-all-digital synchronizer is used in our design. Therefore, with our new baseband processor, simpler AFE designs can be obtained. To verify this novel idea, we made several different simulations. The entire design process includes high level MATLAB simulation of the entire overall system. After confirmation of the behavior of the system, we used high-level code to simulate the algorithm of each individual module, such as the demodulator, ADPLL, etc. After several redesigns of the algorithm, we moved on to coding the modules into RTL code and then hardware implementation. Equivalent channel models were written in HDL code for HDL simulation to ensure the correctness of gate level simulation. The design process is shown in Figure 2 .
Our design is easily scalable to different system specifications. However, for implementation. a specific system specifncation has to be defined. The specification of our system is shown in Table  I .
The rest of the paper is organized as follows: Section 2 briefly introduces several FH synchronization algorithms; Section 3 describes the architecture and implementation issues of our chip; Section 4 compares the performance of our chip with various different previous designs; Section 5 is our conclusion. 
SYNCHRONIZATION IN FH SYSTEMS
Hop clock synchronization is also called PN (Pseudo-Noise) code synchronization since the hop frequency is decided from the PN code. The process of PN code synchronization is done in two steps. The acquisition or initial synchronization phase locks the local hop sequence to be with in half the hop period of the received hopping sequence. Then, fine synchronization or tracking is used to find perfect synchronization.
Acquisition
There are two basic classes of acquisition circuit: the sequential search and parallel search scheme [I] . It is not efficient to implement the parallel scheme [2]. The sserial search method is more efficient. The idea of serial search is to search through all possible different phases and frequency of the PN code rate. There are several different search strategies presented in [ 2 ] . We used a rapidly synchronization acquisition system proposed in [8] for shorter acquisition time.
Tracking
The point of tracking is to reach perfect synchronization of the PN code. Besides, tracking loops has to compensate non-ideal effects such as Doppler effect, voltage swing, and temperature offset. Traditional tracking techniques include: ( 1 ) Time estimator method [4] ; (2) Early-late gate tracking loop [6] ; (3) Matched filter technique [7] . All required AID and quite complicated hardware design.
In our chip, we used a time-integrator-based detector for signalon-channel indication. This detector requires a single bit input of the channel information. and detects whether there is any signal on the channel. When the detector concludes that there is signal on the channel, it sends out a pulse, which indicates signal on channel.
ARCHITECTURE AND IMPLEMENTATION

Analog Front End
A traditional baseband design requires the AFE shown in figure  I(a) . One of the most difficult circuits to design was the AGC (Automatic Gain Controllers) and the A/D converter. For FSK circuits, hard-limiters can be used to replace the more expensive AGC and A/D. which are more expensive in power and hardware complexity ( Figure I ). Original synchronization techniques require energy of the received signal to detect whether the wanted signal is on the channel. Signal strength has to be extracted. This will require extra circuitry [ 5 ] . We used a singlebit all digital time-integrator-based detector to detect for signals in the channel. No extra circuitry is required for signal strength extraction. So the design is again made simpler.
Baseband Architecture
The entire architecture of our circuit is composed of a demodulator and a synchronizer. Both the synchronizer and the demodulator are single-bit input circuits. The synchronizer synchronizes the hop clock with only one-bit input signal. Then the synchronized clock information is sent to the demodulator. This is shown in Figure 3 . 
Demodulator
The demodulator is composed of a TDC (Time-to-Digital Converter) with up to lGHz resolution and a demodulation circuit to demodulate the frequency information provided by the TDC, as is shown in Figure 3 .
After the AFE down converted the received signal, the received signal will pass through a bandpass filter and several hard limiters. Only one bit of signal is provided to the TDC. The TDC retrieves the main frequency component of this signal. The demodulator then recovers the original data from the fiequency component recovered by the TDC.
IV-133
Our system assumes that the input signal is down converted to an offset baseband frequency. These parameters affect the lower acceptable bound of modulation index. The calculation on the relationship of TDC resolution and center frequency offset can be shown as follows:
where Tuppcr and T,,,,, are the upper and lower period of the input symbol with center frequency offset. TToC is the resolution of the TDC, Tpcnod is the interval of the symbol, h is the modulation index.
Synchronization Circuit
The synchronization circuit is composed of time-integrator-based signal-on-channel detector, an ADPLL, and lock controller. The time-integrator detector detects whether there is any signal on the channel. A pulse is generated when the time-integrator detector indicates that there is any signal on the channel. Figure 3 (c) shows how the time-integrator detector is connected to the ADPLL.
Time-Integrator detector
rthreshold Figure 4 . Structure of the time-integrator-based detector
The structure of the time-integrator detector is shown in Figure 4 . The SCI (Signal-Change Indicator) senses for any changes in the signal. A LPF (Low Pass Filter) follows the SCI to combat two different effects: 1) there may not be a signal change for each observation; 2) even if there is signal change, there could have been some meta-stability issues due to the two clock domain. The integrator after the low pass filter is the time-integrator. The concept of time-integrator detector is to assume that the input signal strength is I when detector determines that there is any signal on the channel. Because the channel attenuates different frequencies with a different factor, the energy of the received signal for different hops are different. The detection without using the energy of the received signal is a good approximation.
SIMULATION AND PERFORMANCE
To ensure the performance of our chip, we made several performance evaluations on our chip. In Figure 5 , the BER (Bit Error Rate) of our chip is compared with an ideal correlation demodulator. The performance of the code tracking loop synchronizer was also simulated and compared with other designs, as is shown in Table  2 . The result shows that our solution provides sufficient alignment of clocks for the demodulator to operate correctly. Besides, our precision is also higher than previous works. Table 3 shows the comparison of our chip area (in transistor count) and estimated chip power dissipation with other similar designs on demodulator and frequency hoppling baseband processors. For comparison, we normalized area and power to data rate. The results are shown in Table 3 . We can see that after normalization, our chip provides the smallest area and power consumption. A novel single-bit input synchronizer and demodulator for fast frequency hopping systems was presented in this paper. The synchronizer uses a novel signal-on-channel indicator, based on time-integration concept. With the technologies introduced in this paper, future frequency hopping systems can be designed with lower cost (in designer time, power consumption, and hardware complexity) and with performance comparable to other designs. Current status of the chip is that it is being manufactured at TSMC, using 0.35um 1P4M technology. 
